Chapter 1: Overview
The Versal Prime series is the foundation and the mid-range of the Versal platform, serving the broadest range of uses across multiple markets. These applications include 100G to 200G networking equipment, network and storage acceleration in the Data Center, communications test equipment, broadcast, and aerospace & defense. The series integrates mainstream 58G transceivers and optimized I/O and DDR connectivity, achieving low-latency acceleration and performance across diverse workloads.
The Versal Premium series provides breakthrough heterogeneous integration, very high-performance compute, connectivity, and security in an adaptable platform with a minimized power and area footprint. The series is designed to exceed the demands of high-bandwidth, compute-intensive applications in wired communications, data center, test & measurement, and other applications. Versal Premium series ACAPs include 112G PAM4 transceivers and integrated blocks for 600G Ethernet, 600G Interlaken, PCI Express? Gen5, and high-speed cryptography.The Versal architecture documentation suite is available.
Navigating Content by Design Process
Xilinx? documentation is organized around a set of standard design processes to help you find relevant content for your current development task. All Versal? ACAP design process Design Hubs can be found on the Xilinx.com website. This document covers the following design processes:
?System and Solution Planning: Identifying the components, performance, I/O, and datatransfer requirements at a system level. Includes application mapping for the solution to PS,PL, and AI Engine. Topics in this document that apply to this design process include:?Chapter 2: XPHY Architecture?XPHY Usage
?Chapter 4: XP IOB Resources?Chapter 7: HD IOB Resources
?Hardware, IP, and Platform Development: Creating the PL IP blocks for the hardware
platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado?timing, resource use, and power closure. Also involves developing the hardware platform forsystem integration. Topics in this document that apply to this design process include:?Chapter 2: XPHY Architecture
?System Integration and Validation: Integrating and validating the system functional
performance, including timing, resource use, and power closure. Topics in this document thatapply to this design process include:?Chapter 2: XPHY Architecture?Chapter 3: XP IOL Resources
AM010 (v1.2) April 2, 2024
Versal ACAP SelectIO Resources Architecture Manual
Chapter 1: Overview
?Chapter 6: HD IOL Resources
?Board System Design: Designing a PCB through schematics and board layout. Also involvespower, thermal, and signal integrity considerations. Topics in this document that apply to thisdesign process include:?Chapter 2: XPHY Architecture?Clocking
?Chapter 4: XP IOB Resources?Chapter 7: HD IOB Resources
SelectIO Resources Features
The two primary types of I/O in Versal ACAPs are high-performance XP I/O (XPIO) and high-density HD I/O (HDIO). The XPIO includes dedicated logic to support high-speed interfaces withvoltage ranges between 1.0V and 1.5V. HDIO and XPIO banks do not have overlapping voltagesor I/O standards. The HDIO supports interfaces with voltages ranging from 1.8V to 3.3V. TheHDIO provides logic for both single data rate (SDR) and double data rate (DDR) interfaces atreduced clocking speeds.
XPIO Features
The XPIO are grouped into 54-pin banks with supporting resources for both high-performanceand low-speed interfaces. Each XPIO can use the XPHY to align, serialize, and de-serialize a datastream. Each XPIO has I/O interconnect logic (IOL) resources to support low-speed SDR andDDR interfaces and coarse data alignment resources. The XPIO input and output buffers supporta wide range of single-ended and differential I/O standards along with resources to support ahigh level of signal quality.
?1.0V, 1.2V, 1.35V, and 1.5V bank voltage standards
?XPHY logic resources to align and serialize/de-serialize high-speed data streams?IOL logic resources to provide simplified lower-bandwidth SDR and DDR logic support?Internally generated VREF support shared across nibble boundaries?Calibrated output drive support?Calibrated internal termination?Internal differential termination?Internal bias support
?Transmitter pre-emphasis and receiver equalization
AM010 (v1.2) April 2, 2024
Versal ACAP SelectIO Resources Architecture Manual
FPGA可编程逻辑器件芯片XC2V1000-5FG676I中文规格书
