好文档 - 专业文书写作范文服务资料分享网站

FPGA可编程逻辑器件芯片EP2S30F672C3中文规格书 - 图文

天下 分享 时间: 加入收藏 我要投稿 点赞

1.StratixIII Device Data Sheet: DC and

Switching Characteristics

SIII52001-2.1

Electrical Characteristics

Operating Conditions

When Stratix?III devices are implemented in a system, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of StratixIII devices, system designers must consider the operating requirements discussed in this chapter. StratixIII devices are offered in both

commercial and industrial grades. Commercial devices are offered in –2 (fastest), –3, –4 and –4L speed grades. Industrial devices are offered only in –3, –4, and –4L speedgrades.

1

In this chapter, a prefix associated with the operating temperature range is attached to the speed grades; commercial with “C” prefix and industrial with “I” prefix.

Commercial devices are therefore indicated as C2, C3, C4, and C4L per respective speed grades. Industrial devices are indicated as I3, I4, and I4L.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for StratixIII devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional

operation of the device is not implied at these conditions. Conditions beyond those listed in Table1–1 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods may have adverse effects on the device.

Table1–1.StratixIII Device Absolute Maximum Ratings (Note1)(Part 1 of 2)

SymbolVCCLVCCVCCD_PLLVCCA_PLLVCCPTVCCPGMVCCPDVCCIOVCC_CLKINVCCBATVI

Parameter

Selectable core voltage power supplyI/O registers power supplyPLL digital power supplyPLL analog power supply

Programmable power technology power supplyConfiguration pins power supplyI/O pre-driver power supplyI/O power supply

Differential clock input power supply (top and bottom I/O banks only)

Battery back-up power supply for design security volatile key registerDC Input voltage

Minimum-0.5-0.5-0.5-0.5-0.5-0.5-0.5-0.5-0.5-0.5-0.5

Maximum1.651.651.653.753.753.93.93.93.753.754.0

UnitVVVVVVVVVVV

Stratix III Device Handbook, Volume 2

Chapter 1:StratixIII Device Data Sheet: DC and Switching Characteristics

Electrical Characteristics

Table1–1.StratixIII Device Absolute Maximum Ratings (Note1)(Part 2 of 2)

SymbolTJ IOUTTSTG

Note to Table1–1:

(1)Supply voltage specifications apply to voltage readings taken at the device pins, not the power supply.

Parameter

Operating junction temperatureDC output current, per pinStorage temperature (No bias)

Minimum-55-25-65

Maximum12540150

Unit°CmA°C

Maximum Allowed Overshoot/Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table1–2 and undershoot to -2.0V for input currents less than 100mA and periods shorter than 20ns.

Table1–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum

allowed overshoot duration is specified as percentage of high-time over the lifetime of the device.

A DC signal is equivalent to 100 % duty cycle. For example, a signal that overshoot to 4.2 V can only be at 4.2 V for 15.8 % over the lifetime of the device; for device lifetime of 10 years, this amounts to 15.8/10ths of a year. Figure1–1 shows the way to determine the overshoot duration.Figure1–1.Overshoot Duration

4.1 V3.15 V3.0 VΔTT1

Figure1–1 shows the methodology to determine the overshoot duration. In the

example shown in Figure1–1, the overshoot voltage is shown in red and is present at the StratixIII pin, up to 4.1 V. From Table1–2, for an overshoot of up to 4.1 V, the percentage of high time for overshoot > 3.15 V can be as high as 46% over an 11.4-year period. The percentage of high time is calculated as (delta T/T) * 100. This 11.4-year period assumes the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations where the device is in an idle state, lifetimes are increased.

Stratix III Device Handbook, Volume 2

Chapter 1:StratixIII Device Data Sheet: DC and Switching Characteristics

Electrical Characteristics

Stratix III Device Handbook, Volume 2

Chapter 1:StratixIII Device Data Sheet: DC and Switching CharacteristicsElectrical Characteristics

Refer to the figures for “Differential I/O Standards” in “Glossary” for receiver input and transmitter output waveforms, and for all differential I/O standards (LVDS, mini-LVDS, RSDS). VCC_CLKIN is the power supply for differential column clock input pins. VCCPD is the power supply for row I/Os and all other column I/Os.

Table1–16.Differential SSTL I/O Standard Specifications I/O Standard

SSTL-2 CLASSI,IISSTL-18 CLASSI,IISSTL-15 CLASSI,II

VCCIO (V)Min2.3751.711.425

Typ2.51.81.5

Max2.6251.891.575

VSWING (DC) (V)Min0.30.250.2

Max

VCCIO

VX (AC) (V)Min

VCCIO/2

VSWING(AC) (V)

Max

VCCIO/2

VOX (AC) (V)Min

VCCIO/2

Typ——

VCCIO/2

Min0.620.50.35

Max

VCCIO

Typ——

VCCIO/2

Max

VCCIO/2 + 0.15VCCIO/2 +0.125

+0.6

VCCIO

-0.2

VCCIO/2

+0.2

VCCIO/2

+0.6

VCCIO

-0.15

VCCIO/2

+0.6—

-0.175—

+0.175—

+0.6—

-0.125—

Table1–17. Differential HSTL I/O Standards SpecificationsI/O Standard

HSTL-18 CLASSI,IIHSTL-15 CLASSI,IIHSTL-12 CLASSI,II

VCCIO (V)Min1.711.4251.14

Typ1.81.51.2

Max1.891.5751.26

VDIF(DC) (V)Min0.20.20.16

Max——

VCCIO

VX(AC) (V)Min0.780.68—

Typ——

0.5* VCCIO

VCM(DC) (V)

Max1.120.9—

Min0.780.68

0.4* VCCIO

VDIF(AC) (V)

Max1.120.9

0.6* VCCIO

Typ——

0.5* VCCIO

Min0.40.40.3

Max——

VCCIO

+0.3+0.48

Table1–18.Differential I/O Standard Specifications (Part 1 of 2)I/O Standard

VCCIO (V)Min2.3752.3752.3752.3752.3752.3752.3752.375

Typ2.52.52.52.52.52.52.52.5

Max2.6252.6252.6252.6252.6252.6252.625

Min0.10.10.10.10.10.10.2

VID (V)(1)Condition

VCM = 1.25VCM = 1.25VCM = 1.25VCM = 1.25VCM = 1.25VCM = 1.25

VICM(DC) (V)

Max——————0.60.6

Min0.05 (6)1.05 (6)0.05 (6)

1.05

VOD (V) (2)

Max1.8 (6)

1.55

VOCM (V) (2)

Max0.60.60.60.60.60.60.60.6

Min

Typ

Max

ConditionDmax?? 700

Mbps

Min0.2470.2470.2470.2470.10.10.250.25

Typ————0.20.2——

2.5V LVDS (Row I/O)

1.1251.251.3751.1251.251.3751.01.00.50.50.50.5

1.251.251.21.21.21.2

1.51.51.41.51.41.5

Dmax >700

Mbps

(6)

1.8

Dmax?? 700

Mbps

2.5V LVDS (Column I/O)RSDS (Row I/O)RSDS

(Column I/O)Mini-LVDS (Row I/O)Mini-LVDS (Column I/0)

(6)1.55 (6)1.41.41.3251.325

Dmax >700

Mbps

(6)0.30.30.40.4

————

——

2.625 0.2Stratix III Device Handbook, Volume 2

Chapter 1:StratixIII Device Data Sheet: DC and Switching Characteristics

Switching Characteristics

Stratix III Device Handbook, Volume 2

FPGA可编程逻辑器件芯片EP2S30F672C3中文规格书 - 图文

1.StratixIIIDeviceDataSheet:DCandSwitchingCharacteristicsSIII52001-2.1ElectricalCharacteristicsOperatingConditionsWhenStratix?IIIdevicesareimplemented
推荐度:
点击下载文档文档为doc格式
4xy352c7q775cln2z0an3ef8l940h6007s9
领取福利

微信扫码领取福利

微信扫码分享