Packaging Overview
Summary
This chapter covers the following topics:???
Introduction
Device/Package Combinations and Maximum I/OsPin Definitions
Introduction
This section describes the pinouts for Virtex?-5 devices in the 1.00mm pitch flip-chip fine-pitch BGA packages.
Virtex-5 devices are offered exclusively in high performance flip-chip BGA packages that are optimally designed for improved signal integrity and jitter. Package inductance is minimized as a result of optimal placement and even distribution as well as an increased number of Power and GND pins.
All of the devices supported in a particular package are pinout compatible and are listed in the same table (one table per package). Pins that are not available for the smaller devices are listed in the “No Connects” column of each table.
For Virtex-5Q devices, the EF package is offered. The only difference between an EF and an FF package is that the discrete substrate capacitors on the EF package are coated with epoxy. The coating is comprised of an undercoat epoxy that is dispensed under the
capacitors and an overcoat epoxy that is dispensed over the top of the capacitors. All other package construction characteristics of the EF matches that of the FF package. The EF package changes are noted in Chapter4, “Mechanical Drawings.”
Each device is split into eight or more I/O banks to allow for flexibility in the choice of I/O standards (see UG190: Virtex-5 FPGA User Guide). Global pins, including JTAG, configuration, and power/ground pins, are listed at the end of each table. Table1-7 provides definitions for all pin types.
For information on package electrical characteristics and how the characteristics are measured, refer to UG112: Device Package User Guide found on the Xilinx website.For the latest Virtex-5 FPGA pinout information, check the Xilinx website for any updates to this document.
Virtex-5 FPGA Packaging and Pinout Specification
Pin Definitions
Table 1-7:Virtex-5 FPGA Pin Definitions (Continued)
Direction
Description
Pin Name
Dedicated Configuration Pins(1)CCLK_0CS_B_0D_IN_0DONE_0
Input/OutputInputInputInput/Output
Configuration clock. Output and input in Master mode or Input in Slave mode.In SelectMAP mode, this is the active-low Chip Select signal. In bit-serial modes, D_IN is the single-data input.
DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, this pin indicates completion of the configuration process. As an input, a Low level on DONE can be configured to delay the start-up sequence.In SelectMAP mode, BUSY controls the rate at which configuration data is loaded.
In bit-serial modes, DOUT gives preamble and configuration data to down-stream devices in a daisy chain.
Enable I/O pullups during configuration
D_OUT_BUSY_0Output
HSWAPEN_0INIT_B_0
M0_0, M1_0, M2_0PROGRAM_BRDWR_B_0TCK_0TDI_0TDO_0TMS_0DXP_0, DXN_0 Reserved PinsRSVDFLOATOther PinsGNDVBATT_0VCCAUXVCCINTVCCO_#(2)
Input
When Low, this pin indicates that the configuration memory is being cleared.
Bidirectional
When held Low, the start of configuration is delayed. During configuration, a
(open-drain)
Low on this output indicates that a configuration data error has occurred.
InputInputInputInputInputOutputInputN/A
Configuration mode selection
Active Low asynchronous reset to configuration logic. This pin has a permanent weak pull-up resistor.
In SelectMAP mode, this is the active-low Write Enable signal.Boundary-Scan Clock.Boundary-Scan Data Input.Boundary-Scan Data Output.Boundary-Scan Mode Select.
Temperature-sensing diode pins (Anode: DXP; Cathode: DXN).
N/AN/A
Reserved pins—must be tied to ground.
Do not connect this pin to the board. Leave floating.
N/AN/AN/AN/AN/A
Ground.
Decryptor key memory backup supply; this pin should be tied to VCC or GND.Power-supply pins for auxiliary circuits.Power-supply pins for the internal core logic.Power-supply pins for the output drivers (per bank).
Virtex-5 FPGA Packaging and Pinout Specification
FF323 Package—LX20T and LX30T
Table 2-1:FF323 Package—LX20T and LX30T (Continued)
Bank
Pin Description
Pin Number
No Connect (NC)
17171717171717
IO_L8P_CC_17IO_L8N_CC_17(2)IO_L9P_CC_17IO_L9N_CC_17(2)IO_L10P_CC_17IO_L10N_CC_17(2)IO_L11P_CC_17
P10N10U16U15V18V17R10
Virtex-5 FPGA Packaging and Pinout Specification
Chapter 2:Pinout Tables
FF324 Package—LX30 and LX50
Table 2-2:FF324 Package—LX30 and LX50
Bank0000000000000000000000000001111
Pin Description
Pin Number
L10L9H10H9J10K9K10J9T18U18T17R7P8N8M8R16P15R14P14M9N12N13L11V5U5T6U6F11G11G10F9
No Connect (NC)
DXP_0DXN_0AVDD_0AVSS_0VP_0VN_0VREFP_0VREFN_0VBATT_0PROGRAM_B_0HSWAPEN_0D_IN_0DONE_0CCLK_0INIT_B_0CS_B_0RDWR_B_0RSVD(3)RSVD(3)TCK_0M0_0M2_0M1_0TMS_0TDI_0
D_OUT_BUSY_0TDO_0
IO_L0P_A19_1IO_L0N_A18_1 IO_L1P_A17_1 IO_L1N_A16_1
Virtex-5 FPGA Packaging and Pinout Specification
FF324 Package—LX30 and LX50
Table 2-2:FF324 Package—LX30 and LX50 (Continued)
Bank181818181818181818181818181818181818NANANANANANANANANANANANANANANA
Pin Description
Pin Number
N6P5T2T1N7P7V1U1P4R4V2V3R5R6U3T3T4U4D1J1P1B2M2U2E3R3H4V4A5L5D6K6P6
No Connect (NC)
IO_L11P_CC_18 IO_L11N_CC_18(2) IO_L12P_VRN_18 IO_L12N_VRP_18 IO_L13P_18 IO_L13N_18 IO_L14P_18 IO_L14N_VREF_18 IO_L15P_18 IO_L15N_18 IO_L16P_18 IO_L16N_18 IO_L17P_18 IO_L17N_18 IO_L18P_18 IO_L18N_18 IO_L19P_18 IO_L19N_18 GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
Virtex-5 FPGA Packaging and Pinout Specification